For use in a microelectronic circuit, as-sintered and polished aluminium nitride substrates have imperfec tions of surface roughness with pores and open porosity, respectively. The use of a thin coating of silicon oxide was studied for forming 10-m-wide patterns on the surface of the aluminium nitride substrate. When polished substrates were used and the thickness of silicon oxide was held at less than 1200nm, the minimum surface roughness of coated substrates had Ra of 20nm and Rmax of 200nm, and a functional 10-m electric circuit pattern could be made. Thermal conductivity of coated substrates decreased from 186 to 179W/m K with increasing thickness of silicon oxide up to 1200nm. The thermal conductivity of coated substrates decreased following the value calculated by an expression for a multilayer board.
Introduction
Aluminium nitride (AlN) is a highly interesting ceramics with many advantages for use as substrates in making elec tronic components such as integrated circuits, packages, op todevices and heat sinks, because of its high thermal con ductivity, thermal expansion similar to that of a silicon chip and lower dielectric constant than that of alumina.1), 2) AlN ceramics present some fundamental problems for use as microelectronic substrates. One of them is the sur face roughness of as-sintered substrates and an other is the open porosity that always appears for the substrates polished mechanically,2)-5) since a microelectronic circuit re quires the formation of ten-micron-wide lines and spaces on the surface.6)-8) Examination of the AlN substrates in this study revealed that voids and open pores of the substrates were in the range of about 1-30m in diameter and their depths were about 5m estimated from Rmax. Upon polish ing, cavities due to loss of grains appeared. Their lengths were in the same range as about 1-30m in diameter, but their depths were reduced to about 1.1m .
In this study, the as-sintered and polished AlN substrates were coated with thin layers of silicon oxide by a wet chemi cal method to overcome above problem. The relationship be tween the surface roughness of coated AlN substrates and the thickness of the silicon oxide layer was studied. The effect of coating was studied by making microelectronic cir cuit patterns of various sizes on the coated substrates. Ther mal conductivity of the coated substrates was also studied.
Experimental procedures
AlN substrates, 50500.8mm in size and sintered at pressureless with 5 mass% of yttrium oxide as a sintering aid, were prepared using a powder made from aluminium metal. Green sheets were made by a doctor blade tech nique.
Silicon oxide coatings were obtained by coating an alco hol solution of methyl siloxane (SOG 512, Allied Signal Inc.)9)12) onto the surfaces of the AlN substrates using a spin coater (ASS-300 Able Co., Ltd.) at 1500rpm for 15s. Each coating was dried in an oven at 150 for 30min in flowing nitrogen gas. After preheating, the samples were baked at 250 for 30min and then further cured at 850 for 30min in air.
Aluminium metal film 1.3m thick was deposited over the entire surface of coated samples by sputtering. Wet pho tolithography was used to fabricate the aluminium film into various circuit patterns 10-80m in width and 5-15mm in length, with etching at 50 for 4min. Aluminium etchant had the composition of H3PO4:CH3COOH:HNO3=417: 33:5.
Scanning electron microscopy (SEM), EPMA (JXA-733 JEOL Ltd.) and FT-IR (Model 740, Nicolet) were then car ried out on the samples. The thicknesses of silicon oxide lay ers on the surface of the samples were measured using a needle probe (ET-10, Kosaka Lab. Ltd.), and the surface roughness of the coated samples, using a moving needle probe (Dectak 3030, Sloan Co., Ltd.). Electric resistance of circuit patterns was measured using a semiconductor parameter analyzer (4145B, YHP Co., Ltd.).
Thermal conductivity of the samples was measured using a laser flash analyzer (TC-7000 Sinku-Riko, Inc.).
3. Results and discussion 3.1 Polishing of AlN samples Figure 1 shows SEM micrographs of the surface of (a) an as-sintered substrate and (b) a substrate polished care fully using diamond paste. In the as-sintered substrate, there were many open pores in the size range of 1-30m and the surface roughness was Ra (average surface rough ness) of 520nm and Rmax (maximum surface roughness) of 5600nm. In the polished substrate, there was some yttrium oxide (white spots in SEM micrograph). The surface of the polished substrate displayed some imperfections such as voids, loss of grains and grain boundary porosity. The sur face roughness was about Ra of 30nm and Rmax of 1100nm. Polishing of ALN substrates reduced the roughness of as sintered from 520 to 30nm for Ra and 5600nm to 1100nm for Rmax, but caused new surface imperfections such as voids, loss of grains and differential polishing of the grains. Polishing did not result in a smoothness sufficient for some microelectronic circuit patterns.2), 6)8)
Coating of silicon oxide
The silicon oxide solution was coated on the as-sintered and the polished substrates at room temperature. The thick ness of films was adjusted by varying the number of coats.
Films without cracks were obtained by leaving them for 30 s in a clean room. Finally, the films were heat-treated at vari ous temperatures for 30min to change the films to pure sili con oxide. A spectrum obtained from FT-IR analysis is shown in Fig. 2 . The peaks at wavenumbers of 1030cm-1 and 1130cm-1 are attributed to the absorption due to the Si-O-Si bonding structure. They become sharper as the heat-treatment temperature is increased and as the film changes to pure silicon oxide. The peak at 1270cm-1 is at tributed to the absorption due to the Si-C bonding struc ture. When the heat-treatment temperature is 450 and 600, this peak remains, indicating that the coated film still contains an organic component.
When the heat-trea ment temperature exceeds 700, the film consists of only silicon oxide. The films in this study are considered to con sist of pure silicon oxide. The results of X-ray analysis indi cate that each treated film is in an amorphous state. On the as-sintered substrate, the thickness of film is not uniform and there exists some por tions without film because of surface roughness due to the many deep pores. On the polished substrate film covers the entire substrate surface. The thickness of film is uniform be cause of its low surface roughness. The effect of polishing is recognized. SEM images of both substrates coated with 500nm of film are shown in Fig. 6 . On the as-sintered substrate (a), the silicon oxide film can fill small pores but cannot fill all large pores perfectly. On the polished substrate (b), the sili con oxide film can fill large holes left by polishing but the substrate surface still has some roughness. From the SEM image ( Fig. 6(b) ) the grain size of the substrate is deter mined as about 5-10m.
Figures 1(b) and 6(b) indicate that the surface roughness of the polished substrates is governed by loss of grains and the differential polishing. On the substrates coated with thin film, the surface roughness is also governed by the condition of the polished substrates. The film cannot fill all large roughs completely to produce a planar substrate without surface roughness. However, the inclination of the slope of the large roughs becomes gentle and the edge of the roughs become rounded. The surface of the substrates is covered tightly with silicon oxide.
3.3 Circuit pattern on coated substrates Figure 7 shows the relationship between the surface roughness (Ra and Rmax) of the coated substrates and the width of the aluminium patterns. The electrical resistivity () of the aluminium pattern was 1.16 s0 (s0: electrical resistivity of aluminium metal in bulk; 2.6510-8M) in this experiment. For both coated substrates, linear relation ships between the width of the aluminium patterns and Ra and Rmax can be seen in the figure. On the as-sintered sub strates, the width of the aluminium patterns becomes fine with decreasing surface roughness. However, for alumini um patterns less than 20m wide, electrical measurement revealed that no current passed through the patterns, and all aluminium patterns were found to be broken at various points. It is impossible to make aluminium patterns less than 20m
wide within the 1200nm limit of coatings. On the polished substrates, the width of aluminium patterns is affected by Ra and particularly Rmax because Ra arrived al ready at limitation in the capability of the coating. When Ra is 20nm and Rmax is 200nm, we found that it is possible to make an aluminium pattern of 10m in width, which is re quired in the microelectronic field, on the surface of AlN substrates. In the microelectronic field, the application of a fine pat tern 1.0-1.5m in thickness and 10m in width, is re quired, and aluminium or copper metal is mainly studied as the material of the pattern.8) Generally, the fine pattern is made depositing a metal material over the entire substrate by sputtering or vaporization, and then the thin metal film is patterned by photolithography. When the fine pattern is formed on the substrate, if the substrate has some coarse surface roughness due to large, deep pores, the sputtered metal is deposited at the bottoms of the pores and the sur face portions of the pores. On the as-sintered AlN substrate, a large difference of 5.6m is estimated from Rmax between the top and the bottom portion of pores for the pattern 1.5 m thick. Therefore it is impossible to make a uniform, con tinuous metal film with electrical function on the surface of the substrate. The surface roughness of the substrate must be reduced in order to make a fine pattern on it. Figure 7 shows the relationship between the width of the pattern and the surface roughness of the AlN substrate.
3.4 Thermal conductivity of coated substrates Figure 8 shows the relationship between the thermal con ductivity of the coated substrates and the thickness of sili con oxide. Coated samples 10102mm in size were pre pared for measurement. These samples were also polished. The coated substrates exhibited almost the same thermal conductivity as that of the substrate without silicon oxide, until their thickness became 500nm. When the thickness of the silicon oxide reached 700nm, the thermal conductivity decreased to about 95% of the initial value and maintained almost the same value up to the thickness of 1200nm. The thermal conductivity of the coated substrates is controlled by the thickness of the silicon oxide. For a multilayer board consisting of parallel flat boards, assuming that all boards are connected closely, the thermal conductivity of the multilayer board can be shown as. 13) where is thermal conductivity of each board and is thick ness of each board. From Eq. (1), the thermal conductivity of a two-layered board can be derived as Eq. (2) . In this study, the thermal conductivity of the coated substrates is shown by Eq. (2 4. Conclusion AlN substrates contained surface imperfections due to porosity derived from sintering and loss of grains caused by polishing. As-sintered and polished surfaces of AlN sub strates were coated with silicon oxide.
When the thickness of silicon oxide is controlled within the 1200nm limit, surface roughness of the coated sub strates decreased from Ra of 400 to 130nm and from Rmax of 4300 to 450nm for as-sintered, and from 30 to 14nm and 1100 to 70nm, respectively, for polished substrates. On the as-sintered substrate, the thin film of silicon oxide did not perfectly fill and cover the whole pores. On the polished sub strate, the film filled and covered all pores, and was continu ous and uniform. However some surface roughness still remained because the film did not completely fill the holes resulting from loss of grains due to polishing. When Ra is controlled at 20nm and Rmax at 200nm, a functional elec tric circuit pattern 10m wide could be made on the sur face of the coated AlN substrate. The coating of silicon oxide on the surface of AlN substrates is an effective solu tion for enabling the patterning of a microcircuit.
Thermal conductivity of the coated substrates decreased from the initial-value of 187 to 179W/mK as the thickness of silicon oxide increased to 1200nm. The thermal conduc tivity of the coated substrates decreased following the value calculated using Eq. (2).
